ABOUT ME :volcano:

:santa: I’m currently pursuing my Ph.D studies within the Vrije Universiteit Brussel, Departement of Electronics and Informatics (ETRO), under the guidance of Prof. Bruno da Silva. My research topic is FPGA-based applied edge AI.

:mortar_board: I obtained my BSc in Microelectronics degree from Northwestern Polytechnical University (NPU) in 2022. In 2021, I participated in a bachelor-master joint program between NPU and Brussels Faculty of Engineering (Bruface), completing my MSc in Electrical Engineering with a focus on Nano-electronics and Circuit Design in 2023.

:iphone: You can contact me via Email or WeChat

:notes: Have a good day :-D

Research Interests :smoking:

ops, imgs' gone

AI

ops, imgs' gone

Computer Architecture

Latest News :calendar:

03/2026 Our work FANE is accepted by TVLSI

03/2026 My work BenDan is accepted by Integration

03/2026 Our work FP8-GCN is accepted by LES

02/2026 Our work FP8ApproxLib is accepted by JSA

03/2025 Our first pubilication FP8-Approximate-Multiplier on FCCM oral

Publications :pencil:

BenDan: Benchmarking DPU performance on FPGAs
Han Bao, Xingyu Liu, Xiaoke Wang, et al
Integration - the VLSI journal, 2026

FP8GCN: An Edge-FPGA-Based Graph Convolutional Network Accelerator with FP8 Approximate Multipliers
Shizhen Huang, Jiaren Peng, Yanxiang Zhu, Han Bao*
IEEE Embedded Systems Letters, 2026

FP8ApproxLib: An FPGA-Based Approximate Multiplier Library for 8-Bit Floating Point
Ruiqi Chen, Yangxintong Lyu, Han Bao, et al
Journal of Systems Architecture, 2026

FPGA-based Approximate Multiplier for FP8
Ruiqi Chen, Yangxintong Lyu, Han Bao, et al
FCCM, 2025 oral

A Power-Efficient Hardware Implementation of L-Mul
Ruiqi Chen, Yangxintong Lyu, Han Bao, et al
arXiv, 2024